128 Bit Low Power and Area Efficient Carry Select Adder

Carry Select Adder (CSLA) which provides one of the fastest adding performance. Traditional CSLA require large area and more power. Recently a new CSLA adder has been proposed which performs fast addition, while maintaining low power consumption and less area. This work mainly focuses on implementing the 128 bit low power and area efficient carry select adder using 0.18 μm CMOS technology. Based on the efficient gate level modification, 128-b Square Scheme Block (SSB) CSLA) architecture have been developed and compared with the regular SSB CSLA architecture. The performance of the proposed SSB CSLA evaluated manually in terms of delay, power, and area manually with logical effort and also through custom design. The proposed design has been developed using verilog HDL and synthesized in cadence RTL compile using typical library of TSMC 0.18μm technology.